

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	)	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/428,052		10/27/1999	KIYOSHI IRINO	970901A	4139	
38834	7590	09/09/2004		EXAMINER		
	•	ATTORI, DANIEI JT AVENUE, NW	DIAZ, JOSE R			
SUITE 700		71 71 VENCE, IVW	ART UNIT	PAPER NUMBER		
WASHING	WASHINGTON, DC 20036 2815					
				DATE MAILED: 00/00/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	<u>(k</u>
		09/428,052	IRINO, KIYOSHI	
Office Action Summary		Examiner	Art Unit	
		José R. Díaz	2815	
Period fo	The MAILING DATE of this communic or Reply	ation appears on the cover sheet	with the correspondence address -	
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNIC nsions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this communication period for reply specified above is less than thirty (30) period for reply is specified above, the maximum stature to reply within the set or extended period for reply with reply received by the Office later than three months after the patent term adjustment. See 37 CFR 1.704(b).	ATION. 37 CFR 1.136(a). In no event, however, may nication. days, a reply within the statutory minimum of the tory period will apply and will expire SIX (6) Molil, by statute, cause the application to become	a reply be timely filed  nirty (30) days will be considered timely.  DNTHS from the mailing date of this communica  ABANDONED (35 U.S.C. § 133).	ation.
Status				
1)⊠	Responsive to communication(s) filed	on <u>18 June 2004</u> .		
2a)⊠	This action is <b>FINAL</b> . 2b	) This action is non-final.		
3)□	Since this application is in condition for closed in accordance with the practice			s is
Disposit	ion of Claims			
5)	Claim(s) 6,10 and 15-18 is/are pending 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 6,10 and 15-18 is/are rejected Claim(s) is/are objected to. Claim(s) are subject to restriction	e withdrawn from consideration.		
Applicat	ion Papers			
9)	The specification is objected to by the	Examiner.		
10)[	The drawing(s) filed on is/are:			
	Applicant may not request that any object			
11)	Replacement drawing sheet(s) including t The oath or declaration is objected to			
Priority (	under 35 U.S.C. § 119			
a)	Acknowledgment is made of a claim for Mall b) Some * c) None of:  1. Certified copies of the priority d  2. Certified copies of the priority d  3. Copies of the certified copies of application from the Internation See the attached detailed Office action	ocuments have been received. ocuments have been received in f the priority documents have bee al Bureau (PCT Rule 17.2(a)).	Application No. <u>08/917,936</u> . en received in this National Stage	
Attachmer	` '			
2)  Notice 3)  Infor	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PT mation Disclosure Statement(s) (PTO-1449 or P er No(s)/Mail Date	O-948) Paper N	v Summary (PTO-413) o(s)/Mail Date If Informal Patent Application (PTO-152)	

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 6, 15 and 16 are still rejected under 35 U.S.C. 103(a) as being unpatentable over Ito et al. (US Pat. No. 5,650,344, which is the parent case of the previously cited reference U.S. 5,808,348) in view of Wristers et al. (US Pat. No. 5,674,788).

Regarding claims 6, 15 and 16, Ito et al. teaches a method of fabricating a semiconductor device, comprising the steps of: forming a gate oxide film (12) on a substrate (10) (see fig. 1B) by a thermal oxide film (see col. 1, lines 25-26); forming a

Art Unit: 2815

gate electrode pattern (20) on said gate oxide film (see fig. 1D); forming diffusion regions electrode pattern (28, 30) in said substrate at both lateral sides of said gate electrode pattern by introducing an impurity element into said substrate through said gate oxide film while using said gate electrode pattern as a mask (see fig. 1E and col. 4, lines 36-38); introducing N atoms (22) into said gate oxide film (see fig. 1D) while using said gate electrode pattern a mask (see col. 3, lines 36-41); depositing, after said step of introducing N atoms, a CVD-oxide film (32) on said gate oxide film by a CVD process (see fig. 3 and col. 4, lines 47-50), wherein said step of introducing said impurity element being conducted prior to said step of introducing N atoms into said gate oxide film (see col. 5, lines 55-57), wherein said step of introducing N atoms into said gate oxide film comprises a thermal annealing process of said gate oxide film (see col. 3, lines 36-41), wherein activation of said impurity element is conducted simultaneously to said thermal annealing process (see col. 4, lines 45-47).

However, Ito et al. fails to teach the following limitation: a thermal annealing process of said gate oxide film conducted in an atmosphere containing NO, wherein said thermal annealing process being conducted at a temperature of about 800°C. Wristers et al. teaches a very well known nitridation process conducted in an atmosphere containing NO and at a temperature of about 800°C (see col. 3, lines 53-55-25, col. 5, lines 29-36, and col. 7, lines 4-8).

Ito et al. and Wristers et al. are analogous art because they are from the same field of endeavor as applicant's invention. At the time of the invention it would have been obvious to a person of ordinary skill in the art to include a nitridation process Art Unit: 2815

conducted in an atmosphere containing NO and at a temperature of about 800°C. The motivation for doing so, as is taught by Wristers et al., is reducing the number of high-energy electrons (i.e. hot electrons) injected into and thereafter trapped within the gate dielectric (col. 4, lines 47-49). Therefore, it would have been obvious to combine Wristers et al. with Ito et al. to obtain the invention of claims 6, 15 and 16.

Claims 10, 17 and 18 are still rejected under 35 U.S.C. 103(a) as being unpatentable over Duane (US Pat. No. 5,804,496).

Regarding claim 10, Duane teaches a method of fabricating a semiconductor device, comprising the steps of: forming a gate oxide film (203) on a substrate (201) (see fig. 2A) by a thermal oxide film (see col. 3, lines 8-9); forming a gate electrode pattern (205) on said gate oxide film (203) such that said gate electrode pattern is in direct contact with said oxide film (see fig. 2A); forming diffusion regions (213) in said substrate at both lateral sides of said gate electrode pattern by introducing impurity element into said substrate through said gate oxide film while using said gate electrode pattern as a mask (see fig. 2B); and introducing N atoms (219) (see fig. 2C), after said step of introducing said impurity element (see fig. 2C), into said gate oxide film (203) while using said gate electrode pattern as a mask (see col.5, lines 6-8), such that said N atoms do not reach said substrate (see col. 5, lines 1-6), wherein said step of introducing N atoms into said gate oxide film includes an ion implantation process of N ions (see col. 4, lines 54-55) conducted with a dose of 1 - 3 x 10<sup>14</sup> cm<sup>2</sup> (see col. 4, line 56). In addition, Duane teaches that the ion implantation process can be made at

energy levels where no edge dopant (e.g. N atoms) penetrates the active region (see fig. 5, lines 1-3). Therefore, it would have been obvious to one of ordinary skill in the art to conduct the ion implantation at an acceleration voltage not exceeding 10keV, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Regarding claim 17, Duane teaches that the ion implantation process is conducted such that N ions are introduced perpendicularly (i.e. 90°) to said gate oxide film (see col. 3, lines 65-67).

Regarding claim 18, Duane teaches that some of said N atoms are incorporated into gate oxide film (see col. 5, lines 6-7). Therefore, it would have been obvious to one of ordinary skill in the art to incorporated N atoms into the gate oxide at a concentration of 0.5-3%, since it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or working ranges involves only routine skill in the art. In re Huang, 40 USPQ2d 1685,1688(Fed. Cir. 1996) citing In re Aller, 105 USPQ 233, 235 (CCPA 1955).

## Response to Arguments

Applicant's arguments filed June 18, 2004 have been fully considered but they are not persuasive.

Applicant argues that Ito et al. and Wristers et al. are not combinable because Wristers et al. teaches away from employing NO to introduce N atoms into gate oxide film such that a concentration of nitrogen is induced at the interface between the gate oxide film and the silicon substrate. This argument is not persuasive. First, Wristers et al. is relied on merely for its teaching of an alternative atmosphere for nitriding a pre-existing oxide (col. 3, lines 52-55). Second, Wristers et al. does not teach away from its combination since Wristers et al. clearly teaches that NO induces a concentration of nitrogen at the interface between the nitrided oxide film and the silicon substrate (col. 4, lines 44-47).

In response to applicant's argument that Duane fails to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., "the nitrogen atoms... are concentrated to the interface between the gate oxide film and the silicon substrate, and the dangling bonds are effectively terminated at the interface") are not recited in the rejected claim 10. Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993). Further, Applicant argues that Duane fails to teach the step of introducing nitrogen atoms into the gate oxide. However, this arguments is not persuasive since Duane explicitly teaches the limitation in column 5, lines 6-7: "... all of the edge dopant may be captured in the oxide layer 203..."

Therefore, the rejections are considered to be proper.

# Correspondence

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

#### Correspondence

Any inquiry concerning this communication or earlier communications from the examiner should be directed to José R. Díaz whose telephone number is (571) 272-1727. The examiner can normally be reached on Monday through Thursday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/428,052 Page 8

Art Unit: 2815

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JRD 9/7/04

TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800